Regviz

Espressif Systems /ESP32-C3 /UHCI0 /INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_RAW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/UHCI0/INT_RAW#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RX_START_INT_RAW)RX_START_INT_RAW 0 (TX_START_INT_RAW)TX_START_INT_RAW 0 (RX_HUNG_INT_RAW)RX_HUNG_INT_RAW 0 (TX_HUNG_INT_RAW)TX_HUNG_INT_RAW 0 (SEND_S_REG_Q_INT_RAW)SEND_S_REG_Q_INT_RAW 0 (SEND_A_REG_Q_INT_RAW)SEND_A_REG_Q_INT_RAW 0 (OUT_EOF_INT_RAW)OUT_EOF_INT_RAW 0 (APP_CTRL0_INT_RAW)APP_CTRL0_INT_RAW 0 (APP_CTRL1_INT_RAW)APP_CTRL1_INT_RAW

Description

a

Fields

RX_START_INT_RAW

a
TX_START_INT_RAW

a
RX_HUNG_INT_RAW

a
TX_HUNG_INT_RAW

a
SEND_S_REG_Q_INT_RAW

a
SEND_A_REG_Q_INT_RAW

a
OUT_EOF_INT_RAW

This is the interrupt raw bit. Triggered when there are some errors in EOF in the
APP_CTRL0_INT_RAW

Soft control int raw bit.
APP_CTRL1_INT_RAW

Soft control int raw bit.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd